

Atty. Docket No. 55123P271  
Express Mail Label No. EV387144281US

UNITED STATES PATENT APPLICATION

FOR

NMOS COMPOSITE DEVICE

VDS BOOTSTRAPPERS

INVENTOR:

Christopher Joseph Michalski

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
12400 Wilshire Boulevard  
Seventh Floor  
Los Angeles, California 90025  
(714) 557-3800

NMOS COMPOSITE DEVICE  
VDS BOOTSTRAPPERS

CROSS-REFERENCE TO RELATED APPLICATION

This application claims the benefit of U.S. Provisional  
5 Patent Application No. 60/519,041 filed November 11, 2003.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to the field of CMOS  
analog circuits and CMOS analog circuit design.

10 2. Prior Art

The design of analog circuits in state of the art CMOS  
process technology involves the use of minimum channel length  
devices. The benefits of minimum channel length devices are  
increased device speed (i.e. ft) and reduced bulk parasitics.  
15 The drawbacks of a minimum channel length device include  
increased 1/f noise and channel length modulation, among  
others. Ideally when a MOS device operates in saturation,  
the drain current would be independent of the drain-source  
voltage, thereby having an infinite output resistance. In  
20 fact, however, channel length modulation causes an increase  
in the drain current with drain voltage for a constant gate-  
source voltage when operating in the saturation region, much

like the Early effect in bipolar junction transistors. (See for instance Figure 2.42 on page 110 of "Bipolar and MOS Analog Integrated Circuit Design" by Alan B. Grebene.) Thus channel length modulation causes a decrease in the effective output resistance of a device and can have derogatory effects on the linearity of a basic source follower circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a diagram illustrating a native device cascode in accordance with the present invention.

Figure 2 is a diagram illustrating the use of a native  
5 device cascode in a source follower circuit.

Figure 3 is a diagram illustrating the use of a native device cascode in a source follower circuit with AC coupled biasing of the gate of the native device referenced to the output of the source follower circuit.

10 Figure 4 is a diagram illustrating the use of a native device cascode in a source follower circuit with AC coupled biasing of the gate of the native device referenced to the input to the source follower.

Figure 5 is a diagram similar to that of Figure 4, but  
15 with the AC coupled bias point at the gate of device NA1 driven from an independent or replica source follower leg.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention seeks to mitigate the effects of decreased power supply rejection and increased channel length modulation in minimum or short channel length devices by 5 using a device commonly available in advanced analog CMOS process technology called a 'Native' NMOS device, or alternatively, a low threshold NMOS device. The 'Native' device or '0 V<sub>t</sub>' device (0V threshold voltage) is typically formed in the substrate without the use of a channel implant 10 to alter the threshold voltage and/or to improve source-drain punch through. The benefits of the Native device are its near 0V threshold voltage that enables circuit operation under low supply voltages and with less overdrive than a standard minimum channel length device.

15 One embodiment of this invention (Figure 1) uses a NMOS device N1 with a Native NMOS device NA1 stacked thereon, the two devices having a common gate connection to form a three terminal composite device having a source (S) connection, a drain (D) connection and a gate (G) connection. The Native 20 device tends to clamp the drain voltage of MOS device N1 at the threshold voltage of MOS device N1 minus the threshold of Native device NA1 (approximately 0V), or approximately the threshold voltage of MOS device N1. Thus for a given gate-source (G-S) voltage of the composite device, the drain

source voltage for MOS device N1 will tend to be isolated from variations in the drain-source (D-S) voltage for the composite device. Thus the resulting composite device has significantly lower channel length modulation and essentially 5 the same output bandwidth as a standard NMOS device. Reduced channel length modulation results in improved linearity and power supply rejection. As such, the invention can be used in any typical source follower circuit application with significant improvements in linearity and power supply 10 rejection. The invention specifically takes advantage of the threshold voltage difference between the stacked device and the drive device to allow a common-gate, cascode connection with superior properties of improved linearity and power supply rejection.

15 The present invention uses the  $V_t$  (threshold voltage) differences between 2 stacked devices, namely with a native device stacked on top of the short channel device, to form a composite device with improved output resistance. The difference in threshold voltages allows a common gate 20 configuration to be employed while keeping the drive transistor N1 in saturation and simplifying biasing. More precisely, the following equation shows that the difference in gate-source voltage between the native transistor NA1 and basic short channel devices N1 allows the drain-source 25 voltage on the short channel drive transistor N1 to exceed

the saturation limit. More simply, the drive transistor N1 will remain in saturation, provided the gate-source voltage on the native device NA1 does not exceed the threshold voltage of the drive transistor.

5           Equation 1 (conditions for drive transistor to be in saturation) (see pg. 109 of "Bipolar and MOS Analog Integrated Circuit Design" by Alan B. Grebene) :

$$V_{ds}(N1) > V_{gs}(N1) - V_t(N1)$$

$$\text{or } V_{gs}(N1) - V_{gs}(NA1) > V_{gs}(N1) - V_t(N1)$$

10           or more simply,  $V_{gs}(NA1) < V_t(N1)$

where:       $V_{ds}$  = drain source voltage when conducting current I (or I plus the load current, i.e. typically the operating current for the device)

15            $V_{gs}$  = gate source voltage when conducting current I (or I plus the load current, i.e. the operating current for the device)

$V_t$  = threshold voltage

20           Figure 1 depicts the invention as a composite device comprised of NMOS device N1 with a stacked native NMOS device NA1. The performance can be compared to a single NMOS device in three key areas: output resistance, linearity and available input range. Compared to a single NMOS device, the

output resistance  $R_o$  for the composite transistor is increased by Equation 2.

Equation 2:  $R_o$  is increased by a factor:

$$1 + R_o(NA1) / R_o(N1) + (g_m(NA1) + g_{mb}(NA1)) * R_o(NA1)$$

5 or  $R_o$  is increased approximately by the factor:

$$(g_m(NA1) + g_{mb}(NA1)) * R_o(NA1)$$

where:  $g_m$  = change in drain current with a change in the gate-source voltage

$g_{mb}$  = change in drain current with a

10 change in the body-source voltage

For typical device parameters, equation 2 predicts a 5 to 10 times increase in effective output resistance of the composite transistor with the use of the stacked native device, resulting in improvements in power supply rejection 15 and in linearity when used as a source follower.

The small signal gain of a source-follower circuit is given in Equation 3a.

$$\text{Equation 3a: } V_o/V_i = 1 / (1 + g_o/g_m)$$

where  $g_o/g_m = (dX_d/dV_{ds}) * (V_{gs} - V_t) / (2 * L_{eff})$

20 where the new parameters are defined as:

$g_o$  = the change in drain current with a change in the drain-source voltage

$L_{eff}$ : effective channel length

Xd: drain-channel depletion region width

Also gmb = 0 assuming an isolated device well  
connected to the source

Although the term go/gm is fairly linear with a very

5 small signal, for large signals as commonly processed by an  
A/D converter, the term is significantly non-linear as the  
transistor is biased in saturation and in the triode-  
saturation transition region of operation. Improving the  
distortion requires maximizing gm and minimizing go.

10 Unfortunately for a single transistor, this is contradictory,  
as gm and go are proportional to Leff (i.e. effective channel  
length) and bias current.

Figure 2 shows the use of a stacked native device in a  
source follower circuit. Here the composite device is  
15 coupled between the power supply AVDD and ground GND, with  
current source I providing a pull-down current for the output  
Vout. In some applications, the pull-down may be provided by  
the load itself as connected to the output Vout. By using a  
stacked native device in a source follower circuit as shown  
20 in Figure 2, the small signal gain can be expressed  
approximately as Equation 3b.

Equation 3b:  $V_{out}/V_{in} = 1/(1 + goeff/gmeff)$

where  $goeff = [go(NA1) * go(N1)] / [gm(NA1) +$   
 $gmb(NA1)]$

or more simply, since  $g_{mb}(NA1)$  is small by design:  
 $g_{oeff} = g_o(N1) * [g_o(NA1)/g_m(NA1)]$ , and  
 $g_{meff} = g_m(N1) + g_o(N1) * [g_o(NA1)/g_m(NA1)]$   
where: eff designates the value of the  
5 respective parameter for the composite transistor

Again, for typical device parameters,  $g_{oeff}$  is reduced by a factor of 5 to 10, while the effective  $g_m$  of the composite device benefits from a reduced output conductance as well. The combined improvements in these two terms  
10 significantly improve the large signal linearity of the basic source-follower circuit.

Obtaining optimum linearity requires precise control of the voltage across the drain-source ( $V_{ds}$ ) of drive device N1 over temperature and process corners. A possible circuit  
15 variant to achieve this control is shown in Figure 3. Here the gate of the stacked native device is driven by the source follower output through an AC coupling capacitor. Equation 4 shows that the drain-source voltage on device N1 is determined by the difference between bias voltages  $V_{bias1}$  and  
20  $V_{bias2}$ . This difference can be made a function of  $V_{gs}(NA1)$  and can thus be made to yield a constant bias over process and temperature.

Equation 4:  $V_{ds}(N1) = V_{bias1} - V_{bias2} - V_{gs}(NA1)$

Where:  $V_{bias1}$  = the gate bias voltage on the

Native device NA1

Vbias2 = the output bias voltage on the

Short channel device NA1

Figure 3 depicts self-biasing the gate of the native

5 device through an AC coupling capacitor C1. The DC bias  
level at the gate of the native device NA1 is set through a  
large bias resistor R1 connected to a common-mode reference  
voltage. There are several advantages to the configuration  
shown in Figure 3. First, the DC bias level may be generated  
10 from a common reference circuit that also provides a  
reference voltage for either the source follower input or  
output common-mode voltage in a differential output circuit.  
By having the common mode voltages at the native NMOS gate  
and the source follower output (Figure 3) or input (Figure 4)  
15 referenced to the same source, excellent tracking of the Vds  
(i.e. drain-source bias voltage) of the minimum channel  
length NMOS may be obtained over temperature and process  
corners. Maintaining an optimum Vds biasing of the minimum  
channel length NMOS is important to maintaining excellent  
20 linearity over temperature and process corners.

The use of the present invention allows the achievement  
of excellent linearity for a source follower circuit in a low  
voltage supply, state of the art CMOS process technology.  
Excellent linearity is an essential property for such

applications as a high resolution, high quality analog to digital converter. Achieving the maximum bandwidth and sampling rate requires the usage of minimum channel length devices because of their improved speed (i.e. ft) and reduced bulk parasitics. However, as the channel length is reduced, the output conductance increases significantly and causes degradation in the circuit linearity. This invention allows a significant improvement in the linearity of the basic source follower, while maintaining adequate headroom for large signal processing.

Thus, as CMOS technologies scale to lower channel lengths, one of the main sources of non-linearity is channel-length modulation. Also, as CMOS technology scales the supply voltage is reduced, prohibiting the use of a conventional cascode device. The native device cascode of the present invention solves both problems as it 1) increases the impedance relative to the power supply and thus reduces the effect of channel-length modulation, and 2) has a small V<sub>gs</sub> which allows it to be compatible with scaling/reduced supply voltages.

Although the present invention has been disclosed in reference to a NMOS native or '0 V<sub>t</sub>' device stacked on a minimum channel length NMOS device, the circuit can be implemented with any device with a smaller V<sub>t</sub> than the

minimum channel length device. For example, medium  $V_t$  (higher than zero but less than the threshold of device N1) devices exist in most advanced CMOS process technologies and may possibly be employed in implementing a circuit of the 5 type described here. The present invention utilizes the threshold voltage differences between two stacked devices, namely with the native or lower threshold device stacked on top of the basic short channel device, to form a composite device with improved output resistance. The difference in 10 threshold voltages allows a common gate configuration to be employed while keeping the drive transistor in saturation and simplifying biasing.

Figure 3 shows an embellishment of the circuit implemented with an AC coupled bias of the native device 15 (NA1) gate. The AC coupled bias can also be derived directly from the 'VIN' terminal. In other words, the AC-coupled capacitor can be connected between nodes 'VIN' and the gate of the native device (Figure 4). The AC coupled bias point at the gate of device NA1 can also be driven from an 20 independent or replica source follower leg, as shown on Figure 5. Here replica transistors N' and NA' and current source I' provide a replica of the output of the primary composite device for coupling to the bias control. This may have the additional benefit of reducing the capacitive 25 loading of the drive transistor N1 of the primary composite

device. It does somewhat increase the capacitive loading on the input signal Vin, though the replica devices may be scaled downward in size to minimize this effect.

In the foregoing disclosure, certain embodiments of the invention have been described in detail, not for purposes of limitation, but rather for purposes of conveying a more general understanding of various aspects of the invention. Thus while certain preferred embodiments of the present invention has been disclosed and described herein, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.